

Extraction of Defect in Doping Silicon Wafer by Analyzing the Lifetime Profile Method

W. Pengchan^{1,a}, T. Phetchakul^{1,b}, A. Poyai^{2,c}

¹Electronics Research Center, Faculty of Engineering, King Mongkut's Institute of Technology Ladkrabang, Chalokkrong Road, Ladkrabang, Bangkok 10520, Thailand.

²Thai MicroElectronics Center (TMEC), National Electronics and Computer Technology Center, 51/4 Moo 1, Wang takien District, Amphur Muang, Chachoengsao 24000 Thailand.

^akpweera@kmitl.ac.th, ^bkptoemp@kmitl.ac.th, ^camporn.poyai@nectec.or.th

Keywords: defect, p-n junction, analyzing, lifetime profile, leakage current

Abstract. The total leakage current in silicon p-n junction diodes compatible with 0.8 μm CMOS technology is investigated. The generation lifetime is a key parameter for the leakage current, which can be obtained from the current-voltage (I-V) and the capacitance-voltage (C-V) characteristics. As will be shown, the electrically active defect from ion implantation process generated in p-n junction can be extracted from the generation current density.

Introduction

The development of modern complementary metal-oxide- semiconductor (CMOS) technology is aiming to increase performance per chip and reduce cost [1]. This technology is not only use to produce microchip and can also be applied to fabricate smart sensor. This helps to integrate several kind of sensors together. For reasonable cost to produce these devices, 0.8 μm CMOS technology is usable. In this technology a high substrate doping concentration is required in order to control the short-channel effects and lowering leakage current. The p-well or n-well concentration is increased by an increasing ion implantation dose. This process introduces a substrate damage, which is expected to be removed after annealing [2]. A low temperature and short time thermal treatment is needed to maintain the junction depth after ion implantation, which may not sufficient to remove the implantation-induced defects [3]. These defects can be a source of the leakage current in each of p-n junction. The leakage current in p-n junction is one of the main parameters that affect device performance. This leakage current is related to electrically active defects in the silicon. The defects determine generation (τ_g) lifetime. Therefore, one way to study defects is by analyzing the lifetime. Usually, it can be extracted from the generation current [4].

Experimental

For this study, shallow p-n junction diodes compatible with 0.8 micron CMOS technology was fabricated on 150 mm 5 $\Omega\text{-cm}$ p-type silicon substrate. The n-well was obtained by 140 keV, 4×10^{12} ions/ cm^2 phosphorus implantation. The n⁺ region was made by 50 keV, 5×10^{15} ions/ cm^2 arsenic implantation and 40 keV, 3×10^{15} ions/ cm^2 boron implantation for the p⁺ region. Finally, the junction was contacted by aluminum metallization. In order to study the leakage current components, a difference area (A) and perimeter (P) diodes have been fabricated on wafer. Square (SQ) diode has $A=8 \times 10^{-4}$ cm^2 and $P=0.12$ cm, while Meander (ME) diode has $A=8 \times 10^{-4}$ cm^2 and $P=8.04$ cm. The current-voltage (I-V) characteristics of the different geometry diodes were measured on wafer with bias step of 0.01 V. from reverse (V_R) to forward (V_F) voltage, in range of -5 to $+1$ V, whereby the bias was applied to the back p-type substrate (or n_{well}) and the current was measured at the top n-type (or p⁺). The temperature (T) was controlled at 25 °C, in dark shield box. The capacitance-

voltage (C-V) characteristics were performed on the same diode with the frequency of 1 MHz at 25 °C. The area depletion width in the substrate can be extract from C-V characteristics.

Results and Discussion

The analysis strategy can be summarized as follows. The total reverse current (I_R) of p-n junction consists of different geometrical components, the area leakage current (I_A) and the peripheral leakage current (I_p) and given by [5]

$$I_R = AJ_A + PJ_P \quad (1)$$

$$J_A = \frac{qn_i W_A}{\tau_g} + J_{Ad} \quad (2)$$

For $J_{Ad} \ll J_A$, τ_g can be calculated from

$$\tau_g = \frac{qn_i W_A}{J_A} \quad (3)$$

where J_A (A/cm²) is the area current density scaling with the diode area (A), J_P (A/cm) is the perimeter current density scaling with the perimeter (P). J_{Ad} is area diffusion current density, q (C) is electron charge ($=1.602 \times 10^{-19}$ C), n_i (cm⁻³) is intrinsic carrier concentration ($=1.08 \times 10^{10}$ cm⁻³), W_A (cm) is area depletion width and τ_g (s) is generation lifetime.

Figure 1 shows a plot of current versus voltage. By combining difference geometry diodes and using Eq.1, the area and perimeter leakage current can be extracted from the leakage current (Fig. 1), as shown in Fig. 2.




Figure 1. The current-voltage characteristics for the different diodes (a) n^+ - P_{sub} junction diode and (b) p^+ - N_{well} junction diode

As shown in Eq. 3, the generation lifetime depends on the area depletion width and the area current density. The area depletion width can be obtain from the area capacitance density (C_A)

$$W_A = \frac{\epsilon_{si} \epsilon_0}{C_A} \quad (4)$$

where ϵ_{si} is dielectric constant of silicon ($=11.8$) and ϵ_0 (F/cm) is permittivity of vacuum ($=8.854 \times 10^{-14}$ F/cm)




Figure 2. The current density for the different diodes (a) $n^+ - P_{sub}$ junction diode and (b) $p^+ - N_{well}$ junction diode

Similar to the current components and assuming that the total C_j is a linear combination of the different capacitance components, given by

$$C_j = AC_A + PC_P \tag{5}$$

where C_A (F/cm^2) is the area capacitance density, which scales with the diode area (A), C_P (F/cm) is the perimeter capacitance density, which scales with the diode perimeter (P)

Normally, the junction capacitance (C_j) is measured by monitoring the response of the junction to a small-signal voltage superimposed upon the dc voltage. The area capacitance density (C_A) and the perimeter capacitance density (C_P) can be assumed a linear combination of different geometrical components as given in Eq. 5. Area current density versus area depletion width for difference diodes are shown in Fig. 3. This figure indicates that the area depletion width increase with reverse bias. From the slope of the two curve is different, the $n^+ - P_{sub}$ junction doping is uniform but the $p^+ - N_{well}$ junction doping is gradient cause by the phosphorus implantation for N_{well} . Therefore, the increasing of the curve changes by the distribution of the phosphorus doping profile (lattice defect).




Figure 3. The area current density versus area depletion width for the different diodes (a) $n^+ - P_{sub}$ junction diode and (b) $p^+ - N_{well}$ junction diode

The area current density can be calculated from Eq. 2. This shows that a linear relation between J_A and W_A will be obtained. The interception at $W_A = 0$ gives J_{Ad} , while the slope yield (qn_i / τ_g) . From Fig. 3a indicates that τ_g is constant along W_A , which relates to the substrate doping uniformity. But, in case of Fig. 3b, τ_g is not constant due to n-well implantation induced defect.

Finally, the generation lifetime (τ_g) can be obtained from Eq. 3. The plot of the generation lifetime versus the area depletion width are shown in Fig. 4. The Figure 4 shows that the generation lifetime of the $n^+ - P_{\text{sub}}$ junction is less than the $p^+ - N_{\text{well}}$ junction. This implies that the defect can be generated in the $p^+ - N_{\text{well}}$ junction more than the $n^+ - P_{\text{sub}}$ junction.




Figure 4. The generation lifetime versus the area depletion width of the different junction diodes.

Summary

The generation lifetime can be obtained from I-V and C-V characteristics of p-n junction. The implantation of phosphorus dopant can introduce defects. These defects cause a higher generation lifetime, which reduces generation current. This indicates that the junction leakage current can be reduced by introduction higher generation lifetime defects.

Acknowledgment

The authors are thanks to continuous help from Mr. Anucha Ruangphanit and Mr. Nopphon Phongphantra of Thai MicroElectronics Center (TMEC), National Electronics and Computer Technology Center, Thailand

References

- [1] Semiconductor Industry Association (SIA): The National Technology Roadmap for Semiconductor, San Jose, CA, 2001, <http://public.itrs.net>.
- [2] H. Ryssel and I. Ruge: *Ion Implantation* (John Wiley & Sons, New York, 1986).
- [3] Y. Tamai, M.M. Oka, A. Nakada and T. Ohmi: *J. Appl. Phys.*, Vol. 87 (2000), p. 3488.
- [4] A. Poyai, C. Claeys and E. Simoen: *Appl. Phys. Lett.*, Vol. 80 (2002), p. 1192.
- [5] A. Czerwinski, E. Simoen, C. Claeys, K. Klima, D. Tomaszewski, J. Gibki and J. Katcki: *J. Electrochem. Soc.* Vol. 146 (1998), p. 2107.

Smart Materials

doi:10.4028/0-87849-356-5

Extraction of Defect in Doping Silicon Wafer by Analyzing the Lifetime Profile Method

doi:10.4028/0-87849-356-5.765